
								R	EVISI	ONS										
LTR		DESCRIPTION										DA	ATE (Y	'R-MO-I	DA)		APPR	OVED)	
						ESCR	AIF IIO	in .						ATE (Y	K-IVIO-I	JA)		ALL V	OVEL	
REV																				
SHEET																				
REV																				
SHEET	15	16																		
REV STATUS	3			RE\	/															
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREI	PARED J		A. Kert	ру		DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444										
STAN MICRO	CIR	CUI	Т	CHE	CKED TI		. Nguy	en												
DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL		BLE	APPI	ROVEI Mo		. Poelk	ing		HIG	H SP	EED (CMOS	S, OC	TAL	D FLI	ION F P-FLO IC SII	DP, T	TL	Ο,	
DEPAF AND AGEN DEPARTMEN	ICIES (OF TH		DRA	WING		OVAL [)9-20	DATE		SIZE		CAG	E COD	E						
AMSC I	N/A			REVI	SION	LEVEL					1	6	726	8		59	62-	957	64	
										SHE	ET	1		OF	,	16				

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 RHA designator. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	HCTS273	Radiation hardened, SOS, high speed CMOS, octal D flip-flop, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

M Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883

Q or V Certification and qualification to MIL-I-38535

1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
R	CDIP2-T20	20	Dual-in-line
Χ	CDFP4-F20	20	Flat pack

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95764
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

1.3 Absolute maximum ratings. 1/2/3/							
Supply voltage range (V_{CC}) DC input voltage range (V_{IN}) DC output voltage range (V_{OUT}) DC input current, any one input (I_{IN}) DC output current, any one output (I_{OUT}) Storage temperature range (T_{STG}) Lead temperature (soldering, 10 seconds) Thermal resistance, junction-to-case (Θ_{JC}): Case outline R Case outline X Thermal resistance, junction-to-ambient (Θ_{JA}): Case outline R Case outline X Junction temperature (T_{J}) Maximum package power dissipation at T_{A} = +125°C (P_{C}) Case outline R Case outline R): <u>4</u> /	0.5 V dc to V _{CC} + 0.00.5 V dc to V _{CC} + 0.0 ±10 mA ±25 mA65° C to +150° C +265° C 24° C/W 28° C/W 72° C/W 107° C/W 1175° C 0.69 W	5 V dc 5 V dc				
1.4 Recommended operating conditions. 2/3/							
$\begin{array}{llllllllllllllllllllllllllllllllllll$							
2. APPLICABLE DOCUMENTS			_				
2.1 Government specification, standards, bulletin, and handborstandards, bulletin, and handbook of the issue listed in that issue is standards specified in the solicitation, form a part of this drawing to SPECIFICATION MILITARY MIL-I-38535 - Integrated Circuits, Manufacturing, General STANDARDS MILITARY MIL-STD-883 - Test Methods and Procedures for Microed Military - Configuration Management	al Specification for.	ise specified, the following s of Defense Index of Specific ied herein.	specification, cations and				
MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines. 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 1/ Unless otherwise noted, all voltages are referenced to GND. 1/ The limits for the parameters specified herein shall apply over the full specified V _{CC} range and case temperature range of -55°C to +125°C unless otherwise noted. 1/ If device power exceeds package dissipation capability, provide heat sinking or derate linearly (the derating is based on ⊝ _{JA}) at the following rate: 1/ Case outline R							
STANDARD	SIZE		5962-95764				
MICROCIRCUIT DRAWING	Α						
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3				

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

HANDBOOK

MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.
 - 3.2.6 <u>Irradiation test connections</u>. The irradiation test connections shall be as specified in table III.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95764
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

		TABLE	I. Electrical performance	characte	ristics.				
Test	Symbol		Test conditions <u>1</u> / -55°C ≤ T _C ≤ +125°C			Group A subgroups	Limi	ts <u>2</u> /	Unit
		unless o	therwise specified	type		cabgicapo	Min	Max	
High level output voltage	V _{ОН}	output under V _{IN} = 2.25 V For all other in	or all inputs affecting cutput under test V _{IN} = 2.25 V or 0.8 V or all other inputs V _{IN} = V _{CC} or GND o _H = -50 μA			1, 2, 3	4.40		V
			M, D, L, R <u>3</u> /	All		1	4.40		
		For all inputs a output under V _{IN} = 2.75 V For all other in V _{IN} = V _{CC} or I _{OH} = -50 µA	test or 0.8 V outs	All	5.5 V	1, 2, 3	5.40		
			M, D, L, R <u>3</u> /	All		1	5.40		_
Low level output voltage	V _{OL}	For all inputs a output under V _{IN} = 2.25 V For all other input V _{IN} = V _{CC} or I _{OL} = 50 µA	test or 0.8 V outs	All	4.5 V	1, 2, 3		0.1	V
			M, D, L, R <u>3</u> /	All		1		0.1	
		For all inputs a output under V _{IN} = 2.75 V For all other in V _{IN} = V _{CC} or I _{OL} = 50 µA	test or 0.8 V outs	All	5.5 V	1, 2, 3		0.1	
			M, D, L, R <u>3</u> /	All		1		0.1	
Input current high	I _{IH}	For input unde For all other in	er test, V _{IN} = 5.5 V	All	5.5 V	1		+0.5	μΑ
		$V_{IN} = V_{CC}$ or				2, 3		+5.0	
			M, D, L, R <u>3</u> /	All		1		+5.0	
Input current low	I _{IL}	For input unde	r test, V _{IN} = GND	All	5.5 V	1		-0.5	μΑ
		$V_{IN} = V_{CC}$ or				2, 3		-5.0	
			M, D, L, R <u>3</u> /	All		1		-5.0	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95764
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

		TABLE I. Elec	trical performan	ice chara	cteristics -	Continu	ed.			
Test	Symbol	Test -55° C	conditions <u>1</u> /	<u> </u>	Device type	V _{CC}	Group A subgroups	Lin	nits <u>2</u> /	Unit
		unless o	≤ T _C ≤ +125°C therwise specifi	ed	1,750		oung.oupo	Min	Max	
Output current high (Source)	I _{ОН}		affecting output IN = 4.5 V or 0.0	0 V	All	4.5 V	1	-7.2		mA
		$V_{\text{IN}} = V_{\text{CC}} \circ V_{\text{OUT}} = 4.1 \text{ V}$	GND				2, 3	-6.0		
			M, D, L, F	R <u>3</u> /	All		1	-6.0		
Output current low (Sink)	l _{OL}	For all inputs a under test, V For all other in	affecting output IN = 4.5 V or 0.0	0 V	All	4.5 V	1	7.2		mA
		$V_{IN} = V_{CC}$ or $V_{OUT} = 0.4 \text{ V}$	GND				2, 3	6.0		
			M, D, L, F	R <u>3</u> /	All		1	6.0		
Quiescent supply current delta, TTL input levels	ΔI _{CC} <u>4</u> /	For inputs und $V_{IN} = V_{CC} - \frac{1}{2}$ For all other in $V_{IN} = V_{CC} = 0$	2.1 V puts		All	5.5 V	1, 2, 3		1.6	mA
			M, D, L, R <u>3</u>	/ <u>4</u> /	All		1		1.6	
Quiescent supply current	I _{CC}	$V_{IN} = V_{CC}$ or	GND		All	5.5 V	1		40	μΑ
current						_	2, 3		750	
			M, D, L, F	R <u>3</u> /	All		1		750	
Input capacitance	C _{IN}	V _{IH} = 5.0 V, V f = 1 MHz, see	_{IL} = 0.0 V e 4.4.1c		All	5.0 V	4		10	pF
Power dissipation capacitance	C _{PD} <u>5</u> /				All	5.0 V	4		60	pF
сараскапсе	<u> </u>						5, 6		60	
Functional test	<u>6</u> /	V _{IH} = 2.25 V, See 4.4.1b	V _{IL} = 0.8 V		All	4.5 V	7, 8	L	Н	
			M, D, L, F	R <u>3</u> /	All		7	L	Н	
Propagation delay	t _{PHL}	$C_L = 50 \text{ pF}$ $R_1 = 500\Omega$			All	4.5 V	9	2.0	23	ns
time, or to an	<u>7</u> /	See figure 4					10, 11	2.0	27	
			M, D, L, F	R <u>3</u> /	All		9	2.0	27	
_	t _{PLH}	$C_L = 50 \text{ pF}$		_	All	4.5 V	9	2.0	19	ns
	<u>7</u> /	$R_L = 500\Omega$ See figure 4					10, 11	2.0	22	
-			M, D, L, F	R <u>3</u> /	All		9	2.0	22	
Propagation delay	t _{PHL}	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$			All	4.5 V	9	2.0	25	ns
time, MR to Qn	<u>7</u> /	See figure 4					10, 11	2.0	29	
-			M, D, L, F	R <u>3</u> /	All	1	9	2.0	29	1
See footnotes at end o	f table.									
MICE	STANDA			SIZ					5962-9	5764
MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			NTER			REVISIO	ON LEVEL	5	SHEET 6	

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Test conditions 1/	Device	V _{CC}	Group A	Limi	ts <u>2</u> /	Unit
		-55° C ≤ T _C ≤ +125° C unless otherwise specified	type		subgroups	Min	Max	
Output transition	t _{THL}	C _L = 50 pF	All	4.5 V	9		15	ns
time 	t _{TLH} <u>8</u> /	$R_L^L = 500\Omega$ See figure 4			10, 11		22	
Maximum clock	f _{MAX}	C _L = 50 pF	All	4.5 V	9	25		MHz
frequency	<u>8</u> /	$R_L^- = 500\Omega$ See figure 4			10, 11	16		
Setup time, high	t _s	C _L = 50 pF	All	4.5 V	9	12		ns
or low, Dn to CP	<u>8</u> /	$R_L^L = 50\dot{0}\Omega$ See figure 4			10, 11	18		
Hold time, high or	t _h	C _L = 50 pF	All	4.5 V	9	3		ns
low, Dn to CP	<u>8</u> /	$R_L^L = 50\dot{0}\Omega$ See figure 4			10, 11	3		
Removal time,	t _{REM}	C _L = 50 pF	All	4.5 V	9	10		ns
MR to CP	<u>8</u> /	$R_L^L = 500\Omega$ See figure 4			10, 11	15		
MD mula a width	t _{w1}	C _L = 50 pF	All	4.5 V	9	12		ns
MR pulse width, low	<u>8</u> /	$R_L^2 = 500\Omega$ See figure 4			10, 11	18		
CP pulse width,	t _{w2}	C _L = 50 pF	All	4.5 V	9	20		ns
high or low	<u>8</u> /	$R_L^L = 500\Omega$ See figure 4			10, 11	30		

- $\underline{1}'$ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for the I_{CC} and Δ I_{CC} tests, the output terminals shall be open. When performing the I_{CC} and Δ I_{CC} tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 2/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- Obevices supplied to this drawing meet all levels M, D, L, and R of irradiation. However, this device is only tested at the R level. Pre and post irradiation values are identical unless otherwise specified in table I. When performing post irradiation electrical measurements for any RHA level, T_A = +25°C.
- 4/ This parameter is guaranteed, if not tested, to the limit specified in table I herein.
- Power dissipation capacitance (C_{PD}) determines both the power consumption (P_D) and current consumption (I_S). Where $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$ $I_S = (C_{PD} + C_L) V_{CC} f + I_{CC} + (n \times d \times \Delta I_{CC})$

f is the frequency of the input signal; n is the number of device inputs at TTL levels; and d is the duty cycle of the input signal.

- 6/ The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. For V_{OUT} measurements, L ≤ 0.5 V and H ≥ 4.0 V.
- \overline{Z} / AC limits at $V_{CC} = 5.5$ V are equal to the limits at $V_{CC} = 4.5$ V. For propagation delay tests, all paths must be tested.
- 8/ This parameter is guaranteed but not tested. This parameter is characterized upon initial design or process changes which affect this characteristic.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95764
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 7

Device type	01
Case outlines	C and X
Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	MR Q0 D0 D1 Q1 Q2 D2 D3 Q3 GND CP Q4 D4 D5 Q5 Q6 D6 D7 Q7 VCC

FIGURE 1. Terminal connections.

Inputs			Outputs
MR	СР	Dn	Qn
L	Х	Х	L
Н	†	Н	Н
Н	†	L	L
Н	L	Х	Q0

H = High voltage level L = Low voltage level

X = Don't care

↑ = Low-to-high clock transition Q0 = The level of Q established by the last low-to-high transition of the clock

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95764
		REVISION LEVEL	SHEET 8




FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95764
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9






FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95764
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 10





NOTES:

- C_L = 50 pF minimum or equivalent (includes test jig and probe capacitance).
 R_L = 500Ω or equivalent.
 Input signal from pulse generator: V_{IN} = 0.0 V to 3.0 V; PRR ≤ 10 MHz; t_r ≤ 3.0 ns; t_f and t_f shall be measured from 0.3 V to 2.7 V and from 2.7 V to 0.3 V, respectively.

FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95764
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 11

- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 38 (see MIL-I-38535, appendix A).

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A,, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ} C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535 or as modified in the device manufacturer's Quality Management (QM) plan.
- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.3.1 <u>Electrostatic discharge sensitivity (ESDS) qualification inspection</u>. ESDS testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 or as specified in QM plan including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95764
		REVISION LEVEL	SHEET 12

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. For C_{IN} and C_{PD}, tests shall be sufficient to validate the limits defined in table I herein.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, TM 5005, table I)	Subgroups (in accordance with MIL-I-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1, 7, 9	1, 7, 9	1, 7, 9
Final electrical parameters (see4.2)	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> / <u>3</u> /
Group A test requirements (see 4.4)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11 <u>3</u> /
Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

^{1/} PDA applies to subgroups 1 and 7.

TABLE IIB. Burn-in and operating life test, Delta parameters (+25°C).

Parameters 1/	Delta limits
lcc	+12 μA
I _{OL} /I _{OH}	-15%

1/ These parameters shall be recorded before and after the required burn-in and life test to determine delta limits.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95764
		REVISION LEVEL	SHEET 13

^{2/} PDA applies to subgroups 1, 7, 9, and deltas.

^{3/} Delta limits as specified in table IIB herein shall be required where specified, and the delta values shall be completed with reference to the zero hour electrical parameters (see table I).

- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes M, Q, and V shall be as specified in MIL-I-38535. End-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, test method 1019 and as specified herein.
- 4.4.4.1.1 <u>Accelerated aging testing</u>. Accelerated aging testing shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at 25° C ±5° C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Dose rate induced latchup testing</u>. Dose rate induced latchup testing shall be performed in accordance with test method 1020 of MIL-STD-883 and as specified herein (see 1.4 herein). Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may affect the RHA capability of the process.
- 4.4.4.3 <u>Dose rate upset testing</u>. Dose rate upset testing shall be performed in accordance with method 1021 of MIL-STD-883 and herein (see 1.4 herein).
 - a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may affect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
 - b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-I-38535.

TABLE III. Irradiation test connections.

Open	Ground	V _{CC} = 5 V ±0.5 V
2, 5, 6, 9, 12, 15, 16, 19	10	1, 3, 4, 7, 8, 11, 13, 14, 17, 18, 20

NOTE: Each pin except V_{CC} and GND will have a resistor of 47 k Ω ± 5% for irradiation testing.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

REVISION LEVEL
SHEET
14

- 4.4.4.4 <u>Single event phenomena (SEP)</u>. SEP testing shall be required on class V devices (see 1.4 herein). SEP testing shall be performed on a technology process on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. The recommended test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. 0° ≤ angle ≤ 60°). No shadowing of the ion beam due to fixturing or package related effects is allowed.
 - b. The fluence shall be ≥ 100 errors or $\ge 10^6$ ions/cm².
 - c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
 - d. The particle range shall be ≥ 20 micron in silicon.
 - e. The test temperature shall be +25°C and the maximum rated operating temperature ±10°C.
 - f. Bias conditions shall be defines by the manufacturer for latchup measurements.
 - g. Test four devices with zero failures.
 - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.
 - NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535 and MIL-STD-1331, and as follows:

GND	
<u>l</u> cc	. Quiescent supply current.
Ji	
<u> </u>	
TA	
ŢĊ	. Case temperature.
V _{CC}	Input terminal to CND canacitance
C _{PD}	Power discipation capacitance.
~PD · · · · · · · · · · · · · · · · · · ·	. Fower dissipation capacitance.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95764
		REVISION LEVEL	SHEET 15

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <u>listing</u>
New MIL-H-38534 Standard Microcircuit Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standard Microcircuit Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standard Microcircuit Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

- 6.7 Sources of supply.
- 6.7.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.
- 6.8 <u>Additional information</u>. A copy of the following additional data shall be maintained and available from the device manufacturer:
 - a. RHA upset levels.
 - b. Test conditions (SEP).
 - c. Number of upsets (SEP).
 - d. Number of transients (SEP).
 - e. Occurrence of latchup (SEP).

STANDARD				
MICROCIRCUIT DRAWING				
DEFENSE ELECTRONICS SUPPLY CENTER				
DAYTON, OHIO 45444				

SIZE A		5962-95764
	REVISION LEVEL	SHEET 16

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 95-09-20

Approved sources of supply for SMD 5962-95764 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 and QML-38535 during the next revision. MIL-BUL-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103 and QML-38535.

Standard microcircuit drawing PIN	Vendor CAGE number	Vendor similar PIN <u>1</u> /
5962R9576401VRC	34371	HCTS273DMSR
5962R9576401VXC	34371	HCTS273KMSR

1/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u>

34371

Vendor name and address

Harris Semiconductor P.O. Box 883

Melbourne, FL 32902-0883

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.